Introduction
According to the scaling rule, the reduction in device feature sizes improves the performance of ultra-large-scaleintegrated circuits (ULSI) in terms of operation frequency and power consumption. However, conventional metal interconnects will have limitation in global clock frequency of ULSI for high speed operation at 3-4 GHz due to parasitic resistance-capacitance (RC) delay.
In order to overcome this problem, a new concept of wireless interconnection using Si integrated antennas has been proposed to send signals by electromagnetic wave so that both parasitic capacitance and resistance can be eliminated. [1, 2] The conceptual diagram of inter-chip wireless interconnection for stacked multi-chip packaging using integrated antenna is shown in Figure 1 . Si integrated antennas are fabricated on Si-ULSI so that the global clock signals can be sent from a transmitting antenna of one chip and received by a receiving antenna of another chip by electromagnetic wave propagation. Most of the radiated electromagnetic wave from the antenna on the Si substrate penetrates into the Si due to the difference in dielectric constants between Si (ε Si =12) and air (ε Air =1). [3] In this study, the feasibility of inter-chip wireless interconnection using Si integrated antennas is investigated.
Fabrication and Measurement
P-type (100) Si substrates with 10 Ω⋅cm resistivity were prepared. A 0.3 µm-thick SiO 2 was formed by pyrogenic oxidation at 1050˚C on the 260 µm-thick Si substrate surface. A 1.0 µm-thick aluminum layer was deposited on the SiO 2 by direct current magnetron sputtering. 10 µm-wide and 4 mm long dipole antennas were fabricated by use of HL-700 electron-beam lithography and subsequent wet etching. Figure 2 shows the schematic diagram of inter-chip measurement sample structure. The Si wafers were stacked vertically and the horizontal distance between antennas (d=3 mm) and antenna length (L=4 mm) were fixed. The Si substrates thickness (h) was varied from 0.26 mm to 2.86 mm.
A wafer level measurement set-up for S-parameter measurements in frequency domain is shown in Figure 3 . It consists of HP8510C Vector Network Analyzer, 180° Hybrid Couplers (6-26.5 GHz), probe station and Signal-Signal (SS) probes. Wafers were measured on a wood (2.6 mm-thick) on the metal chuck of the probe station. The relative dielectric constant of the wood was 2.15 at 1 GHz. [3] From measured S-parameters: reflection coefficient (S 11 ) and transmission coefficient (S 21 ), [4] antenna transmission gain (G a ) through Si substrates can be calculated. Figure 4 shows the measurement set-up for inter-chip antenna transmission characteristics in time domain. It is composed of Agilent N4902A Serial BERT, impulse forming networks and Agilent 86100B sampling oscilloscope.
Results and Discussion
Effects of the inserted Si substrates thickness on S 11 and S 21 of the dipole antenna (L=4 mm) in the stacked structure were shown in Figures 5, 6 and 7. Neither S 11 nor S 21 were affected by the inserted Si substrates thickness having ρ=2.29k Ω⋅cm very much as shown in Figs. 5 and 6. On the other hand, S 21 decreased with increasing the inserted Si substrates thickness having ρ=10 Ω⋅cm as shown in Fig. 7 . This is due to the loss of electromagnetic wave in Si substrates. Figure 8 shows G a at 20 GHz versus the Si substrates thickness for different Si substrates resistivities: ρ=10 Ω⋅cm and ρ=2.29k Ω⋅cm. The attenuation rates were -0.4 dB/mm and -4.9 dB/mm per unit vertical distance for ρ=2.29k Ω⋅cm and ρ=10 Ω⋅cm, respectively. Figure 9 shows the transmitting Gaussian monocycle pulse, which was formed by inserting two cascade impulse forming networks at the output of the Serial BERT. Fast Fourier transform of the transmitting signal is shown in Figure 10 . The center frequency was approximately 15 GHz and the bandwidth was 20 GHz.
The transmitting antenna with antenna length of 4 mm was radiated Gaussian monocycle pulses and the received signal at the receiver dipole antenna which was located at the horizontal distance of 3 mm and vertical distance of 2.86 mm with 2.29k Ω⋅cm resistivity Si substrates is shown in Figures 11(a) and 11(b) . Moreover, Figure 12 shows received signal at the receiver in the case of inserted Si substrate resistivity was 10 Ω⋅cm and thickness was 2.86 mm. Compared Fig. 11 to Fig. 12 , peak to peak voltages were 1.9 mV and 0.7 mV for Si substrates resistivities of 2.29k Ω⋅cm and 10 Ω⋅cm, respectively.
Conclusion
We have demonstrated signal transmission through the inter-chip wireless interconnection in the stacked structure by using Si integrated antenna. 
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Effect of Effect of Si Si Substrates Thickness on Substrates Thickness on Return Loss Return Loss
■ Antenna gain decreases with increasing the vertical distance between antennas, or increasing Si substrate thickness.
■ Antenna gain increases with increasing Si substrate resistivity.
■ Antenna gain of -27 dB was obtained for the inserted Si thickness of 2.86 mm between transmitting and receiving antennas.
Effect of Effect of Si Si Substrates Thickness on Substrates Thickness on Antenna Transmission Gain Antenna Transmission Gain
■ Maximum antenna transmission gain was obtained by inserting high resistivity Si substrates between antennas.
Effect of Inserted Materials between Effect of Inserted Materials between Antennas on Antenna Gain Antennas on Antenna Gain
Characteristics of Gaussian Characteristics of Gaussian Monocycle Pulse Monocycle Pulse
■ Gaussian monocycle pulse amplitude increased with increasing Si substrate resistivity.
■ Peak to peak voltages were 1.9 mV and 0.7 mV for Si substrates resistivities of 2.29k Ω·cm and 10 Ω·cm, respectively. 
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